Finalizat

Envelope detection using hilbert transform on FPGA

Acordat lui:

ahmedmohamed85

Dear sir I checked the attached link and i can do the design, please message me so that we can discuss more details Best regards

%selectedBids___i_sum_sub_7%%project_currencyDetails_sign_sub_8% EUR în 2 zile
(318 Recenzii)
7.6
%selectedBids___i_sum_sub_7%%project_currencyDetails_sign_sub_8% EUR în 5 zile
(0 Recenzii)
0.0

13 freelanceri licitează în medie 209€ pentru acest proiect

alokpugalia

Greetings, I have good expertise with DSP, Matlab, HDL (VHDL & Verilog), FPGA programming. Please see my profile for details. I can assist you in this project. Look forward to hear from you.

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 5 zile
(3 recenzii)
6.5
%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 5 zile
(128 recenzii)
6.6
raulbehl

Hello

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 5 zile
(54 recenzii)
5.8
rohi1710rohi1710

Hi, -FPGA design engineer since last 7 years -Expertise in verilog/VHDL Please find below details of the projects TSMAC Hardware acceleration(3months) The project is to develop hardware acceleration block for TS Mai multe

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 3 zile
(5 recenzii)
4.6
%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 3 zile
(8 recenzii)
4.6
shafqatuetian

Hi I am Electrical Engineer and have done many freelancing projects. I am interested in doing your project. Hope we will be having discussion soon.

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 10 zile
(6 recenzii)
3.9
kulwantsingh16

A proposal has not yet been provided

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 5 zile
(14 recenzii)
4.3
%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 3 zile
(0 recenzii)
0.0
gsfikas

Several years of signal processing experience HDL coder experience for 5+ years; involvement in 100+ delivered projects for asic implementation

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 5 zile
(0 recenzii)
0.0
aahmed88

I am AbdulRahman, I have more than five years experience in HDL design using Verilog/VHDL. I made a lot of filter design using Verilog and VHDL. I can do the task in professional way. I just need to know the coefficien Mai multe

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 7 zile
(0 recenzii)
0.0
hieubinhnguyen

As a computing engineer I have worked and been influenced with the filter algorithm. I have found some similar points on this project with my previous project on implementing text to speech system which I had used the Mai multe

%bids___i_sum_sub_35%%project_currencyDetails_sign_sub_36% EUR în 10 zile
(0 recenzii)
0.0