EXPLORE

Electronics Matlab and Mathematica Scientific Research Verilog / VHDL Wireless
Profile cover photo
User Avatar

Arun A.

@ashokz

0.0
0

0.0

0.0

0%

Support for RF system and integrated circuit design

Flag of

Germany (4:50 AM)

・

Joined on May 1, 2011

Postgraduate in Electronics Engineering. Specialized in circuit design Analog (Integrated and discrete) and digital ( VHDL/Verilog), system design of RF Transceivers.

Reviews
0 Reviews

No reviews to see here!

Education

Technische Universität München

2009 - 2011

•

2 years

MS

Flag of

Germany

2009 - 2011

•

2 years

Verifications

Registered Users

Total Jobs Posted

Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)

Copyright © 2026 Freelancer Technology Pty Limited (ACN 142 189 759)