Hello,
I’m a digital design engineer with 3 years experience in Verilog and systemverilog. I have a Masters degree in Nanoelectronics. My Masters thesis on HLS, where my task was to translate the Matlab code/Algorithm into Verilog.
Would like to know more about your project.
Thank you.