E3 framer vhdlproiecte

Filtrare

Căutările mele recente
Filtrează în funcție de:
Buget
la
la
la
Tip
Aptitudini
Limbi
    Starea proiectului
    2,000 e3 framer vhdl proiecte găsite, la prețul de USD
    VHDL Exercice S-a încheiat left

    Hello I need to have the correction of an exercice about FPGA Design in VHDL (Question 1.2 modelisation VHDL) .. i need the code commented and explained Thanks

    $22 (Avg Bid)
    $22 Oferta medie
    11 oferte
    DLX CPU in VHDL...... S-a încheiat left

    ...AND I-type: ADDI, ORI, XORI, SLTI, BEQZ 5) The BEQZ will not be adjusting the offset by 4 for bytes but just by 1. 6) S2op 7 is now const1 not const4 7) S2op only need pass, imm16sxt, imm16zxt, and const4 8) All the instructions are encoded the same way as we discussed in class. You will use the same ALUops but will only be creating the needed functions. You will be creating a VHDL module for registers, register file, mux, ALU, S2Modify (Performs the S2op), and memory. You will need to test each component independently. You FSM may need more steps to handle the rising edges of the registers. You will need to do some testing to see how it works. Testing run the following sequence of code 1) ADDI R1,R0,27 2) ORI R2,R0, 231 3) XORI R3,R1, 273 4...

    $506 (Avg Bid)
    $506 Oferta medie
    4 oferte
    DLX CPU in VHDL S-a încheiat left

    ...AND I-type: ADDI, ORI, XORI, SLTI, BEQZ 5) The BEQZ will not be adjusting the offset by 4 for bytes but just by 1. 6) S2op 7 is now const1 not const4 7) S2op only need pass, imm16sxt, imm16zxt, and const4 8) All the instructions are encoded the same way as we discussed in class. You will use the same ALUops but will only be creating the needed functions. You will be creating a VHDL module for registers, register file, mux, ALU, S2Modify (Performs the S2op), and memory. You will need to test each component independently. You FSM may need more steps to handle the rising edges of the registers. You will need to do some testing to see how it works. Testing run the following sequence of code 1) ADDI R1,R0,27 2) ORI R2,R0, 231 3) XORI R3,R1, 273 4...

    $10 - $30
    $10 - $30
    0 oferte

    32 bit coprocessor floating point unit i have the program. only i want to remove the errors which are 12.

    $22 - $182
    $22 - $182
    0 oferte
    Build a VHDL calculator S-a încheiat left

    Using UART communication interface code, need to program Xilinx FPGA spartan 6E where it should be able to transmit and recieve data via putty. Then build calculator on FPGA so that for example if send 4 +5 to FPGA via putty, the FPGA should transmit 9 to putty. So far, I have a test bench to analyse the simulation produces on sim, xilinx software. The test bench shows that receiving is working but the transmission is not. I need help with it and the calculator. My deadline is 6th May.

    $53 (Avg Bid)
    $53 Oferta medie
    6 oferte

    Details will be discussed with selected freelancer.

    $111 (Avg Bid)
    $111 Oferta medie
    8 oferte

    Details will be shared with winning bidder. I have the mulitple project. please bid.

    $16 (Avg Bid)
    $16 Oferta medie
    13 oferte
    verilog VHDL design S-a încheiat left

    simple computer/ verilog design

    $115 (Avg Bid)
    $115 Oferta medie
    13 oferte

    Details will be discussed with selected freelancer.

    $53 (Avg Bid)
    $53 Oferta medie
    7 oferte
    Fpga spartan 6 kit S-a încheiat left

    My project is single precision flaoting point arithmetic using vedic mathmetic...i already implemented vhdl code for my project ...now i want to implement it in fpga spartan 6 kit....i want to hire...some expert for my hardware implementation project

    $33 (Avg Bid)
    $33 Oferta medie
    4 oferte
    expert in vhdl is needed S-a încheiat left

    expert in vhdl to write a code

    $26 (Avg Bid)
    $26 Oferta medie
    10 oferte

    Hi. I want someone to write a project that involves vhdl. PM me for more information. Thanks.

    $94 (Avg Bid)
    $94 Oferta medie
    16 oferte

    ...are R-type: ADD, AND I-type: ADDI, ORI, XORI, SLTI, BEQZ 5) The BEQZ will not be adjusting the offset by 4 for bytes but just by 1. 6) S2op 7 is now const1 not const4 7) S2op only need pass, imm16sxt, imm16zxt, and const4 8) All the instructions are encoded the same way as we discussed in class. You will use the same ALUops but will only be creating the needed functions. You will be creating a VHDL module for registers, register file, mux, ALU, S2Modify (Performs the S2op), and memory. You will need to test each component independently. You FSM may need more steps to handle the rising edges of the registers. You will need to do some testing to see how it works. Testing run the following sequence of code 1) ADDI R1,R0,27 2) ORI R2,R0, 231 3) XORI R3,R1, 273 4) ADD R4,R2,R1 5)...

    $140 (Avg Bid)
    $140 Oferta medie
    3 oferte
    Renovation/construction S-a încheiat left

    Looking for framer, drywaller, mudding and taping. Full gut renovation job on Danforth

    $2182 (Avg Bid)
    Local
    $2182 Oferta medie
    1 oferte
    FPGA + Sensor S-a încheiat left

    I need VHDL program developed in Xillinx Vivado and able to read data from a sensor ( All) connected to the PMOD connector on the Zyboboard board.

    $236 (Avg Bid)
    $236 Oferta medie
    11 oferte

    I am looking for a freelancer to help me with my project. The skills required are Arduino, FPGA, Microcontroller and Verilog / VHDL. I am happy to pay a fixed priced and my budget is $250 - $750 AUD. I have not provided a detailed description and have not uploaded any files.

    $305 (Avg Bid)
    $305 Oferta medie
    16 oferte
    simulation S-a încheiat left

    I am looking for a freelancer to help me with my project. The skills required are FPGA, Imaging, Matlab and Mathematica and Verilog / VHDL. I am happy to pay a fixed priced and my budget is $250 - $750 USD. I have not provided a detailed description and have not uploaded any files.

    $558 (Avg Bid)
    $558 Oferta medie
    15 oferte

    This is a project to make the digital pedal effects for guitar on VHDL. Done from scratch with all explanation of steps. effects - distortion,reverb,tremolo. for more detail contact PM deadline - 10th of may

    $366 (Avg Bid)
    $366 Oferta medie
    2 oferte
    simulation on Matlab S-a încheiat left

    I am looking for a freelancer to help me with my project. The skills required are , Matlab,simulink and Mathematica and Verilog / VHDL. I am happy to pay a fixed priced and my budget is $50 - $250 AUD. I have not provided a detailed description and have not uploaded any files.

    $114 (Avg Bid)
    $114 Oferta medie
    12 oferte
    mATLAB S-a încheiat left

    I am looking for a freelancer to help me with my project. The skills required are Algorithm, FPGA, Matlab and Mathematica and Verilog / VHDL. I am happy to pay a fixed priced and my budget is $30 - $100 USD. I have not provided a detailed description and have not uploaded any files.

    $143 (Avg Bid)
    $143 Oferta medie
    12 oferte
    verilog Vhdl FPGA S-a încheiat left

    i want to monitor power on the fpga board. its MAX 10 NEEK board from altera. The task is to monitor the voltage rails when a load is running on the board. The load will be different video signals being run on the lcd of NEEK board. HDMI in is recieving video from either HDMI player or just directly from a laptop HDMI out .could be a video played on youtube or VLC player. There is a code which displays the video on the LCD successfully. There is another example code for power monitor when there is no load running on the board. Instantiation of one needs to be done with the other.

    $133 (Avg Bid)
    $133 Oferta medie
    3 oferte
    need a FPGA expert -- 2 S-a încheiat left

    looking for a FPGA have experience on it and good knowledge on VHDl.

    $516 (Avg Bid)
    $516 Oferta medie
    9 oferte
    need a FPGA expert S-a încheiat left

    looking for a FPGA have experience on it and good knowledge on VHDl.

    $415 (Avg Bid)
    $415 Oferta medie
    4 oferte

    Hi loi09dt1, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $305 (Avg Bid)
    $305 Oferta medie
    8 oferte
    vhdl S-a încheiat left

    creation of a simplified CPU using an HDL such as Verilog. The design is a basic 32-bit RISC-style microprocessor. This will be a CPU where the basic operand format for arithmetic and logic is a typical three operand (two source, one destination) form. Primary memory access is implemented as load/store involving a single register and memory. A stack will be implemented. The general-purpose register set should be made as orthogonal as possible with special-purpose registers (e.g. program counter, stack pointer, condition flags, etc.) accessed separately.

    $447 (Avg Bid)
    $447 Oferta medie
    6 oferte
    $140 Oferta medie
    6 oferte
    need an VHDL Expert S-a încheiat left

    the details would be enclosed later

    $506 (Avg Bid)
    $506 Oferta medie
    10 oferte
    DLX CPU in VHDL S-a încheiat left

    ...are R-type: ADD, AND I-type: ADDI, ORI, XORI, SLTI, BEQZ 5) The BEQZ will not be adjusting the offset by 4 for bytes but just by 1. 6) S2op 7 is now const1 not const4 7) S2op only need pass, imm16sxt, imm16zxt, and const4 8) All the instructions are encoded the same way as we discussed in class. You will use the same ALUops but will only be creating the needed functions. You will be creating a VHDL module for registers, register file, mux, ALU, S2Modify (Performs the S2op), and memory. You will need to test each component independently. You FSM may need more steps to handle the rising edges of the registers. You will need to do some testing to see how it works. Testing run the following sequence of code 1) ADDI R1,R0,27 2) ORI R2,R0, 231 3) XORI R3,R1, 273 4) ADD R4,R2,R1 5)...

    $80 (Avg Bid)
    $80 Oferta medie
    1 oferte
    Project for OlektraGroup S-a încheiat left

    hi, the project that i have is already done. but it's in vhdl and I'm not familiar with it. The project is multipurpose processor, that's suppose to executes instructions for a rover5 to follow. The instructions can be forwad 10 inches, turn right then go 15 inches backward. I need to know where and how to edit this processor so i can put different instructions. I need to know how to change the distances, how to reverse, how to go forward, and how to indicate which turn. Please can you help with this?

    $15 (Avg Bid)
    $15 Oferta medie
    1 oferte
    Project for ahmedmohamed85 S-a încheiat left

    Hi! My name's Stefano and I am a Computer Engeneering Student at Politecnico di Torino in Italy. I am doing a project for my course of Computer Architecture and I need to create a videogame using a zybo. I''ve seen that you have completed a project called "Interfacing DDR3 sdram in zynq using vivado vhdl". This is the part that I have to do in my group project, and it is very difficult for me. Could you please share your work with me? Unfortunatly I don't have any money for paying you, so I'm really just asking an act of kindness from you. You can contact me at @ Thanks for reading this, have a good life!

    $10 (Avg Bid)
    $10 Oferta medie
    1 oferte
    Project for mastor31 S-a încheiat left

    Hi mastor31, I noticed your profile and would like to offer you my project. We can discuss any details over chat. the project involves vhdl and matlab.

    $140 (Avg Bid)
    $140 Oferta medie
    1 oferte

    In this project we need to write a code to scan a RGB LED matrix using a spartan FPGA. These LED panels are used to display images and to make LED screens we see in stadiums or o...panel using serial connections. To better under stand the whole thing here we have a exact project example done by someone else which explains everything about the LED panels and how it works in below link. It also has an example of verilog coding the same thing. there is another example project done with Altera FPGA code written in VHDL. You can refer both for help. second example is as below. Remember we only have to write FPGA side code not the whole thing including beaglebone stuff and all.

    $624 (Avg Bid)
    $624 Oferta medie
    8 oferte

    Hi ahmedmohamed85, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $250 (Avg Bid)
    $250 Oferta medie
    1 oferte

    Hi loi09dt1, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $250 (Avg Bid)
    $250 Oferta medie
    1 oferte

    Hello. I need someone who is extremely expert with both vhdl and Matlab coding. I have an urgent project that I need to get it done in two days at most. if you are interested plz pm me.

    $204 (Avg Bid)
    $204 Oferta medie
    12 oferte

    Design a Floating Point (FP) arithmetic unit, using IEEE 794 single precision binary numbers, which implements the following operations: • Addition • Subtraction • Multiplication • Comparison The FPU should be based on a Kogge-Stone adder (KSA) [1], a parallel prefix form carry look-ahead adder.

    $228 (Avg Bid)
    $228 Oferta medie
    6 oferte
    VHDL expert needed S-a încheiat left

    Require help with VHDL design

    $4 / hr (Avg Bid)
    $4 / hr Oferta medie
    5 oferte
    Project for CitrusTechy S-a încheiat left

    Hi CitrusTechy, i have a homework which is writing paper for it on subject that we took. we studied Logic gates full adder, full subtractor, multiplayer and division. also how to write a vhdl code for them. also we studied counters and decoders, coders,multiplexer and most of flip flop.

    $50 - $50
    $50 - $50
    0 oferte

    Hi Softeria, I have a class and i have to submit a term paper for it. we studied Logic gates full adder, full subtractor, multiplayer and division. also how to write a vhdl code for them. also we studied counters and decoders, coders and most of flip flop.

    $30 (Avg Bid)
    $30 Oferta medie
    1 oferte
    Need TM and ASM S-a încheiat left

    I am looking for a freelancer to help me with my project. The skills required are C# Programming, C++ Programming, LabVIEW and Verilog / VHDL. I am happy to pay a fixed priced and my budget is ₹12500 - ₹37500 INR. I have not provided a detailed description and have not uploaded any files.

    $354 (Avg Bid)
    $354 Oferta medie
    5 oferte

    I need a VHDL experienced expert for my multiple projects. If you have knowledge please bid. Details will be shared in message with the freelancers.

    $6 - $19
    Sigilat
    $6 - $19
    40 oferte

    (chane it from VHDL to verilog )the sol is the old one which in VHDL with the solution i need the sulotion for verilog

    $47 (Avg Bid)
    $47 Oferta medie
    7 oferte

    I need synthesisable VHDL code for 16 point Fast Fourier Transform that can be implemented on Spartan 3e FPGA

    $154 (Avg Bid)
    $154 Oferta medie
    9 oferte
    matlab project S-a încheiat left

    I am looking for a freelancer to help me with my project. The skills required are Algorithm, FPGA, Matlab and Mathematica and Verilog / VHDL. I am happy to pay a fixed priced and my budget is ₹12500 - ₹37500 INR. I have not provided a detailed description and have not uploaded any files.

    $177 (Avg Bid)
    $177 Oferta medie
    7 oferte

    I need you to develop Reed Solomon decoder RS (201,188,8) which used in DVB-T for me.I want it to be integrated with deinterleaver and encoder, syndrome calculation, deinterleaver and encoder already made,  I would like this software to be developed with VHDL  program

    $25 (Avg Bid)
    $25 Oferta medie
    1 oferte
    Project Proposal VHDL S-a încheiat left

    I need a project proposal for vhdl project. Please contact me for more information.

    $29 (Avg Bid)
    $29 Oferta medie
    3 oferte
    DLD project S-a încheiat left

    I need to do divider circuit with its Vhdl as well as Mux to link the other operation.

    $60 (Avg Bid)
    $60 Oferta medie
    1 oferte
    Mux and divi. S-a încheiat left

    Creat a 4 bit divider circuit with tutorial and VHDL code also mux vhdl code

    $299 (Avg Bid)
    $299 Oferta medie
    11 oferte